Telefona gönder: Logic Synthesis and SOC Prototyping RTL Design using VHDL / by Vaibbhav Taraate. [electronic resource] :