Deakstadieđáhus: SystemVerilog for Hardware Description RTL Design and Verification / by Vaibbhav Taraate. [electronic resource] :