Ngā hua rapu - "Computer hardware description languages"

  1. 1
    Ata uhi

    Standard for extensions to standard test interface language (STIL) for semiconductor design environments.

    I whakaputaina ©2007
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  2. 2
    Ata uhi

    FDL, proceedings of the 2010 Forum on Specification & Design Languages : Southampton, UK, September 14-16, 2010.

    I whakaputaina 2010
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  3. 3
    Ata uhi

    Computer hardware description languages and their applications : proceedings of the IFIP TC-10 Fifth International Conference on Computer Hardware Description Languages and Their A...

    I whakaputaina 1981
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  4. 4
    Ata uhi

    Computer hardware description languages and their applications : proceedings of the IFIP WG 10.2 Seventh International Conference on Computer Hardware Description Languages and The...

    I whakaputaina 1985
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  5. 5
    Ata uhi

    Computer hardware description languages and their applications : proceedings of the IFIP WG 10.2 Sixth International Symposium on Computer Hardware Description Languages and Their...

    I whakaputaina ©1983
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  6. 6
    Ata uhi

    Using Handel-C to design complex hardware: the right tool can make decoding simpler / by David Paul Spinden.

    I whakaputaina ©2004
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  7. 7
    Ata uhi

    Mechatronic systems : modelling and simulation with HDLs / George Pelz ; translated by Rachel Waddington.

    I whakaputaina ©2003
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  8. 8
    Ata uhi

    Hybrid parallel execution model for logic-based specification languages / Jeffrey J.P. Tsai, Bing Li.

    I whakaputaina 2001
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  9. 9
    Ata uhi

    High-level system modeling : specification languages / edited by Jean-Michel Bergé, Oz Levia, Jacques Rouillard.

    I whakaputaina ©1995
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  10. 10
    Ata uhi

    Higher-level hardware synthesis / Richard Sharp.

    I whakaputaina ©2004
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  11. 11
    Ata uhi

    Standard for extensions to standard test interface language (STIL) for d.c. level specification [electronic resource].

    I whakaputaina ©2007
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  12. 12
    Ata uhi

    Languages for embedded systems and their applications : selected contributions on specification, design, and verification from FDL'08 / Martin Radetzki, editor.

    I whakaputaina 2009
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  13. 13
    Ata uhi

    Standard for property specification language (PSL) [electronic resource].

    I whakaputaina ©2007
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  14. 14
    Ata uhi

    Design verification with e / Samir Palnitkar.

    I whakaputaina 2004
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  15. 15
    Ata uhi

    Proceedings of the 4th International Symposium on Computer Hardware Description Languages, Palo Alto, California, October 8-9, 1979 / W. M. vanCleemput, conference chairman ; D. Di...

    I whakaputaina ©1979
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  16. 16
    Ata uhi

    Hybrid parallel execution model for logic-based specification languages Jeffrey J.P. Tsai, Bing Li. [electronic resource] /

    I whakaputaina c2001
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  17. 17
    Ata uhi

    A formal language for the specification and verification of synchronous and asynchronous circuits David M. Russinoff. [microform] /

    I whakaputaina 1993
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  18. 18
    Ata uhi

    Behavioural languages. [electronic resource]. Part 4, Verilog hardware description language

    I whakaputaina 2004
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  19. 19
    Ata uhi

    Standard for SystemVerilog--unified hardware design, specification, and verification language [electronic resource].

    I whakaputaina ©2007
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:
  20. 20
    Ata uhi

    Modeling with an analog hardware description language / by H. Alan Mantooth, Mike Fiegenbaum.

    I whakaputaina ©1995
    Pukapuka

    Tiaki ki tētahi rārangi
    I tiakina i:

Ngā utauta rapu: